

# **UPCOM TECHNOLOGY CO., LTD.**

# MWX-1X-31-10

10Gb/s 10km XFP Transceiver Hot Pluggable, Duplex LC, 1310nm, DFB LD, Single mode



Add: 3/F, B26 Building, Heng Feng Industrial City, Xixiang, Bao'an District, Shenzhen China

## > Features

- Support multi protocol from 9.95Gb/s to 11.3Gb/s
- Hot pluggable 30 pin connector
- Compliant with XFP MSA
- Transmission distance of 10km over Single mode fiber
- 1310nm DFB laser transmitter.
- Duplex LC connector
- 2-wire interface for management and diagnostic monitor
- XFI electrical interface with AC coupling
- Single power supply voltages: +3.3V
- Temperature range 0°C to 70°C
- Power dissipation: <1.5W</li>
- RoHS Compliant Part

# > Applications

- 10GBASE-LR/LW Ethernet
- SONET OC-192 /SDH
- 1200-SM-LL-L 10G Fiber Channel
- Other optical links

## > Introduction

MWX-1X-31-10 Small Form Factor 10Gb/s (XFP) transceivers are compliant with the current XFP Multi-Source Agreement (MSA) Specification. They comply with 10-Gigabit Ethernet 10GBASE-LR/LW per IEEE 802.3ae and 10G Fiber Channel 1200-SM-LL-L. Digital diagnostics functions are available via a 2-wire serial interface, as specified in the XFP MSA.

## Absolute Maximum Ratings

Parameter	Symbol	Min	Max	Unit
Storage Temperature	T <sub>ST</sub>	-40	+85	${\mathbb C}$
Case Operating Temperature	T <sub>IP</sub>	0	+70	${\mathbb C}$
Supply Voltage	V <sub>CC3</sub>	-0.5	+4.0	V

# ● Electrical Characteristics (T<sub>OP</sub> = 0 to 70 °C)

Parameter	Symbol	Min	Тур	Max	Unit	Note
Supply Voltage	Vcc3	3.13		3.45	V	
Supply Current	Icc3			400	mA	
Module total power	Р			2	W	
Transmitter						
Input differential impedance	Rin		100		Ω	1
Differential data input swing	Vin,pp	150		820	mV	
Transmit Disable Voltage	V <sub>D</sub>	2.0		Vcc	V	
Transmit Enable Voltage	V <sub>EN</sub>	GND		GND+ 0.8	V	
Transmit Disable Assert Time	T_off			100	ms	
Tx Enable Assert Time	T_on			100	ms	
Receiver						
Differential data output swing	Vout,pp	300	500	850	mV	
Data output rise time	tr			35	ps	2
Data output fall time	tf			35	ps	2
LOS Fault	V <sub>LOS fault</sub>	Vcc – 0.5		Vcc <sub>HOST</sub>	٧	3
LOS Normal	V <sub>LOS norm</sub>	GND		GND+0.5	٧	3
Power Supply Rejection	PSR	See Note 4 below				4

#### **Notes**

- 1. After internal AC coupling.
- 2. 20 80 %
- 3.Loss of Signal is open collector to be pulled up with a 4.7k 10kohm resistor to 3.15 3.6V. Logic 0 indicates normal operation; logic 1 indicates no signal detected.
- 4. Per Section 2.7.1. in the XFP MSA Specification.

# Optical Parameters(T<sub>OP</sub> = 0 to 70°C)


Parameter	Symbol	Min	Тур	Max	Unit	Ref.	
Transmitter							
Operating Data Rate	BR	9.95		11.3	Gb/s		
Bit Error Rate	BER			10 <sup>-12</sup>			
Maximum Launch Power	P <sub>MAX</sub>	-8.2		0.5	dBm	1	
Optical Wavelength	λ	1260	1310	1355	nm		
Optical Extinction Ratio	ER	3.5			dB		
Spectral Width@-20dB	Δλ			1	nm		
Sidemode Supression ratio	SSRmin	30			dB		
Rise/Fall Time (20%~80%)	Tr/Tf			35	ps		
Average Launch power of OFF	P <sub>OFF</sub>			-30	dBm		
Transmitter							
Tx Jitter	Txj	Compliant with each standard					
		requirements					
Optical Eye Mask		IEEE802.3ae				2	
Receiver	Receiver						
Operating Data Rate	BR	9.95		11.3	Gb/s		
Receiver Sensitivity	Sen			-14.5	dBm	2	
Maximum Input Power	P <sub>MAX</sub>	0			dBm	2	
Optical Center Wavelength	$\lambda_{C}$	1260		1355	nm		
Receiver Reflectance	Rrx			-12	dB		
LOS De-Assert	LOS <sub>D</sub>			-15	dBm		
LOS Assert	LOS <sub>A</sub>	-30			dBm		
LOS Hysteresis	LOS <sub>H</sub>	0.5		5	dB		

#### Notes:

- 1. The optical power is launched into SMF.
- 2. Measured with a PRBS  $2^{31}$ -1 test pattern @10.3125Gbps BER< $10^{-12}$ .

## Pin Assignment

Diagram of Host Board Connector Block Pin Numbers and Name



30	GND
29	TD+
28	TD-
27	GND
26	GND
25	RefCLK-
24	RefCLK+
23	GND
22	VCC2
21	P_Down/RST
20	Vcc2
19	GND
18	RD+
17	RD-
16	GND

Bottom of Board (As view through top of board)

Top of Board

#### Pin Function Definitions

Pin	Logic	Symbol	Name/Description	Ref.
1		GND	Module Ground	1
2		VEE5	Optional –5.2 Power Supply – Not required	
3	LVTTL-I	Mod-Desel	Module De-select; When held low allows the module to	
			respond to 2-wire serial interface commands	
4	LVTTL-O	Interrupt	Interrupt (bar); Indicates presence of an important	2
			condition which can be read over the serial 2-wire	
			interface	
5	LVTTL-I	TX_DIS	Transmitter Disable; Transmitter laser source turned off	
6		VCC5	+5 Power Supply	
7		GND	Module Ground	1
8		VCC3	+3.3V Power Supply	
9		VCC3	+3.3V Power Supply	

I/O	10	LVTTL-I	SCL	Serial 2-wire interface clock	2
Grounded in the module.  13 LVTTL-O Mod_NR Module Not Ready  14 LVTTL-O RX_LOS Receiver Loss of Signal indicator  15 GND Module Ground  16 GND Module Ground  17 CML-O RD- Receiver inverted data output  18 CML-O RD+ Receiver non-inverted data output  19 GND Module Ground  20 VCC2 +1.8V Power Supply – Not required  21 LVTTL-I P_Down/RS T Power Down; When high, places the module in the low power stand-by mode and on the falling edge of P_Down initiates a module reset  Reset; The falling edge initiates a complete reset of the module including the 2-wire serial interface, equivalent to a power cycle.  22 VCC2 +1.8V Power Supply – Not required  23 GND Module Ground  24 PECL-I RefCLK+ Reference Clock non-inverted input, AC coupled on the host board – Not required  25 PECL-I RefCLK- Reference Clock inverted input, AC coupled on the host board – Not required  26 GND Module Ground	11		SDA	Serial 2-wire interface data line	2
13 LVTTL-O Mod_NR Module Not Ready  14 LVTTL-O RX_LOS Receiver Loss of Signal indicator  15 GND Module Ground  16 GND Module Ground  17 CML-O RD- Receiver inverted data output  18 CML-O RD+ Receiver non-inverted data output  19 GND Module Ground  20 VCC2 +1.8V Power Supply – Not required  21 LVTTL-I P_Down/RS T Power Down; When high, places the module in the low power stand-by mode and on the falling edge of P_Down initiates a module reset  Reset; The falling edge initiates a complete reset of the module including the 2-wire serial interface, equivalent to a power cycle.  22 VCC2 +1.8V Power Supply – Not required  23 GND Module Ground  24 PECL-I RefCLK+ Reference Clock non-inverted input, AC coupled on the host board – Not required  25 PECL-I RefCLK- Reference Clock inverted input, AC coupled on the host board – Not required  26 GND Module Ground	12	LVTTL-O	Mod_Abs	Module Absent; Indicates module is not present.	2
14 LVTTL-O RX_LOS Receiver Loss of Signal indicator 15 GND Module Ground 16 GND Module Ground 17 CML-O RD- Receiver inverted data output 18 CML-O RD+ Receiver non-inverted data output 19 GND Module Ground 20 VCC2 +1.8V Power Supply – Not required 21 LVTTL-I P_Down/RS T Power Down; When high, places the module in the low power stand-by mode and on the falling edge of P_Down initiates a module reset Reset; The falling edge initiates a complete reset of the module including the 2-wire serial interface, equivalent to a power cycle. 22 VCC2 +1.8V Power Supply – Not required 23 GND Module Ground 24 PECL-I RefCLK+ Reference Clock non-inverted input, AC coupled on the host board – Not required 25 PECL-I RefCLK- Reference Clock inverted input, AC coupled on the host board – Not required 26 GND Module Ground				Grounded in the module.	
15 GND Module Ground  16 GND Module Ground  17 CML-O RD- Receiver inverted data output  18 CML-O RD+ Receiver non-inverted data output  19 GND Module Ground  20 VCC2 +1.8V Power Supply – Not required  21 LVTTL-I P_Down/RS Power Down; When high, places the module in the low power stand-by mode and on the falling edge of P_Down initiates a module reset  Reset; The falling edge initiates a complete reset of the module including the 2-wire serial interface, equivalent to a power cycle.  22 VCC2 +1.8V Power Supply – Not required  23 GND Module Ground  24 PECL-I RefCLK+ Reference Clock non-inverted input, AC coupled on the host board – Not required  25 PECL-I RefCLK- Reference Clock inverted input, AC coupled on the host board – Not required  26 GND Module Ground	13	LVTTL-O	Mod_NR	Module Not Ready	2
16 GND Module Ground  17 CML-O RD- Receiver inverted data output  18 CML-O RD+ Receiver non-inverted data output  19 GND Module Ground  20 VCC2 +1.8V Power Supply – Not required  21 LVTTL-I P_Down/RS T Power Down; When high, places the module in the low power stand-by mode and on the falling edge of P_Down initiates a module reset  Reset; The falling edge initiates a complete reset of the module including the 2-wire serial interface, equivalent to a power cycle.  22 VCC2 +1.8V Power Supply – Not required  23 GND Module Ground  24 PECL-I RefCLK+ Reference Clock non-inverted input, AC coupled on the host board – Not required  25 PECL-I RefCLK- Reference Clock inverted input, AC coupled on the host board – Not required  26 GND Module Ground	14	LVTTL-O	RX_LOS	Receiver Loss of Signal indicator	2
17 CML-O RD- Receiver inverted data output  18 CML-O RD+ Receiver non-inverted data output  19 GND Module Ground  20 VCC2 +1.8V Power Supply – Not required  21 LVTTL-I P_Down/RS T Power Down; When high, places the module in the low power stand-by mode and on the falling edge of P_Down initiates a module reset  Reset; The falling edge initiates a complete reset of the module including the 2-wire serial interface, equivalent to a power cycle.  22 VCC2 +1.8V Power Supply – Not required  23 GND Module Ground  24 PECL-I RefCLK+ Reference Clock non-inverted input, AC coupled on the host board – Not required  25 PECL-I RefCLK- Reference Clock inverted input, AC coupled on the host board – Not required  26 GND Module Ground	15		GND	Module Ground	1
18 CML-O RD+ Receiver non-inverted data output  19 GND Module Ground  20 VCC2 +1.8V Power Supply – Not required  21 LVTTL-I P_Down/RS Power Down; When high, places the module in the low power stand-by mode and on the falling edge of P_Down initiates a module reset  Reset; The falling edge initiates a complete reset of the module including the 2-wire serial interface, equivalent to a power cycle.  22 VCC2 +1.8V Power Supply – Not required  23 GND Module Ground  24 PECL-I RefCLK+ Reference Clock non-inverted input, AC coupled on the host board – Not required  25 PECL-I RefCLK- Reference Clock inverted input, AC coupled on the host board – Not required  26 GND Module Ground	16		GND	Module Ground	1
19 GND Module Ground 20 VCC2 +1.8V Power Supply – Not required 21 LVTTL-I P_Down/RS T Power Down; When high, places the module in the low power stand-by mode and on the falling edge of P_Down initiates a module reset Reset; The falling edge initiates a complete reset of the module including the 2-wire serial interface, equivalent to a power cycle. 22 VCC2 +1.8V Power Supply – Not required 23 GND Module Ground 24 PECL-I RefCLK+ Reference Clock non-inverted input, AC coupled on the host board – Not required 25 PECL-I RefCLK- Reference Clock inverted input, AC coupled on the host board – Not required 26 GND Module Ground	17	CML-O	RD-	Receiver inverted data output	
20 VCC2 +1.8V Power Supply – Not required  21 LVTTL-I P_Down/RS T Power Down; When high, places the module in the low power stand-by mode and on the falling edge of P_Down initiates a module reset  Reset; The falling edge initiates a complete reset of the module including the 2-wire serial interface, equivalent to a power cycle.  22 VCC2 +1.8V Power Supply – Not required  23 GND Module Ground  24 PECL-I RefCLK+ Reference Clock non-inverted input, AC coupled on the host board – Not required  25 PECL-I RefCLK- Reference Clock inverted input, AC coupled on the host board – Not required  26 GND Module Ground	18	CML-O	RD+	Receiver non-inverted data output	
21 LVTTL-I P_Down/RS T Power Down; When high, places the module in the low power stand-by mode and on the falling edge of P_Down initiates a module reset Reset; The falling edge initiates a complete reset of the module including the 2-wire serial interface, equivalent to a power cycle.  22 VCC2 +1.8V Power Supply – Not required  23 GND Module Ground  24 PECL-I RefCLK+ Reference Clock non-inverted input, AC coupled on the host board – Not required  25 PECL-I RefCLK- Reference Clock inverted input, AC coupled on the host board – Not required  26 GND Module Ground	19		GND	Module Ground	1
T power stand-by mode and on the falling edge of P_Down initiates a module reset  Reset; The falling edge initiates a complete reset of the module including the 2-wire serial interface, equivalent to a power cycle.  22 VCC2 +1.8V Power Supply – Not required  33 GND Module Ground  24 PECL-I RefCLK+ Reference Clock non-inverted input, AC coupled on the host board – Not required  25 PECL-I RefCLK- Reference Clock inverted input, AC coupled on the host board – Not required  26 GND Module Ground	20		VCC2	+1.8V Power Supply – Not required	
Reset; The falling edge initiates a complete reset of the module including the 2-wire serial interface, equivalent to a power cycle.  22 VCC2 +1.8V Power Supply – Not required  GND Module Ground  24 PECL-I RefCLK+ Reference Clock non-inverted input, AC coupled on the host board – Not required  25 PECL-I RefCLK- Reference Clock inverted input, AC coupled on the host board – Not required  CHAPTER 1.8V Power Supply – Not required  RefCLK- Reference Clock non-inverted input, AC coupled on the host board – Not required  Module Ground	21	LVTTL-I		power stand-by mode and on the falling edge of	
module including the 2-wire serial interface, equivalent to a power cycle.  22					
to a power cycle.  22 VCC2 +1.8V Power Supply – Not required  23 GND Module Ground  24 PECL-I RefCLK+ Reference Clock non-inverted input, AC coupled on the host board – Not required  25 PECL-I RefCLK- Reference Clock inverted input, AC coupled on the host board – Not required  26 GND Module Ground					
22					
23 GND Module Ground  24 PECL-I RefCLK+ Reference Clock non-inverted input, AC coupled on the host board – Not required  25 PECL-I RefCLK- Reference Clock inverted input, AC coupled on the host board – Not required  26 GND Module Ground	22		VCC2		
24 PECL-I RefCLK+ Reference Clock non-inverted input, AC coupled on the host board – Not required  25 PECL-I RefCLK- Reference Clock inverted input, AC coupled on the host board – Not required  26 GND Module Ground					1
host board – Not required  25 PECL-I RefCLK- Reference Clock inverted input, AC coupled on the host board – Not required  26 GND Module Ground		DECI -I			3
25 PECL-I RefCLK- Reference Clock inverted input, AC coupled on the host board – Not required  26 GND Module Ground		I LCL I	NCICEK!		
	25	PECL-I	RefCLK-	Reference Clock inverted input, AC coupled on the host	3
	26		GND	Module Ground	1
27   GND   Module Ground	27		GND	Module Ground	1
28 CML-I TD- Transmitter inverted data input	28	CML-I	TD-	Transmitter inverted data input	
29 CML-I TD+ Transmitter non-inverted data input	29	CML-I	TD+	Transmitter non-inverted data input	
30 GND Module Ground	30		GND	Module Ground	1

#### Note

- 1. Module circuit ground is isolated from module chassis ground within the module.
- 2. Open collector; should be pulled up with 4.7k 10k ohms on host board to a voltage between 3.15Vand 3.6V.
- 3. A Reference Clock input is not required.

## Digital Diagnostic Functions

As defined by the XFP MSA 1, MWX-1X-31-10 provide digital diagnostic functions via a 2-wire serial interface, which allows real-time access to the following operating parameters:


✓ Transceiver temperature

- ✓ Laser bias current
- ✓ Transmitted optical power
- ✓ Received optical power
- ✓ Transceiver supply voltage

It also provides a sophisticated system of alarm and warning flags, which may be used to alert end-users when particular operating parameters are outside of a factory-set normal range.


The operating and diagnostics information is monitored and reported by a Digital Diagnostics Transceiver Controller (DDTC) inside the transceiver, which is accessed through the 2-wire serial interface. When the serial protocol is activated, the serial clock signal (SCL pin) is generated by the host. The positive edge clocks data into the XFP transceiver into those segments of its memory map that are not write-protected. The negative edge clocks data from the XFP transceiver. The serial data signal (SDA pin) is bi-directional for serial data transfer. The host uses SDA in conjunction with SCL to mark the start and end of serial protocol activation. The memories are organized as a series of 8-bit data words that can be addressed individually or sequentially. The 2-wire serial interface provides sequential or random access to the 8 bit parameters, addressed from 000h to the maximum address of the memory.

For more detailed information including memory map definitions, please see the XFP MSA Specification.




Jungle@upcomnet.com

#### Recommended Circuit



**Recommended Host Board Power Supply Circuit** 



**Recommended High-speed Interface Circuit** 

# **Dimensions**

